Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Support

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Robust Industrial Motor Encoder Signal Chain Solutions

    Recent Discussions

    • About the values of CurV1,2 displayed in the cursors frame of scopy.
    • Purpose of "Load" in Scopy signal generator configuration GUI
    • about the transient response experiment example of RL Circuit using adalm2000
    • Using ADALM1000 AIN and CHA as kelvin connection
    • I2C communication with ADALM2OOO Through Scopy

    Places

    • ADI Education Home
    • ADI Education China
    • ADI Education India
    • ADI Education Philippines
    • StudentZone (Analog Dialogue)
    • Virtual Classroom

    Latest Webinars

    • Robust Industrial Motor Encoder Signal Chain Solutions
    • Precision Low Power Measurement Solutions for Intelligent Edge
    • Advantages of Integrating Digital Power System Management (DPSM) into your Design
    • Optimizing GaN and GaAs RF Amplifier Performance Using Novel Biasing Techniques
    • Improving Switch-Mode Power Supplies Using Noise Cancelling Technology
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ230 about a clock and angle puzzle
    View All

    Places

    • Community Help
    • Logic Lounge

    Resources

    • EZ Code of Conduct
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Using Python To Control The Pluto Radio And Plot Data

     

    Resistance is NOT Futile

    Latest Blogs

    • What is The Continuity of Engineering?
    • Move Over Sensors: Actuators Are Entering The Smart Factory Stage
    • What To Call A Non-Compliant Item
    • How to Construct a Beamformer with the ADALM-PLUTO
    • Customize Your EZ Experience
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
Design Support AD9361/AD9363/AD9364
  • Wide Band RF Transceivers
Design Support AD9361/AD9363/AD9364
Documents TDD Mode Switching Time
  • Forums
  • Files
  • Docs/ FAQs
  • Members
  • Tags
  • More
  • Cancel
  • +Documents
  • -AD9361: FAQ
    • AD9361 initialization scripts
    • AD9361 Transmit Quadrature Calibration (Tx Quad Cal)
    • AD9361/4 SYNTHESIZER LOOK UP TABLE
    • General RF Front End Matching Methodology
    • Hand On Wireless Communications Seminar (Feb-Mar 2018)
    • TDD Mode Switching Time
  • +AD936x: FAQ
  • +Gain Tables: FAQ

TDD Mode Switching Time

There are several modes in the AD9361 that can address TDD applications and it is important to pick the most effective mode for the application at hand.  The ENSM and PLL sections of the user guide describe TDD switching as well.  The ENSM guide also explains the SPI and the pin-control methods for controlling the ENSM and the LO.

Several factors affect how quickly the AD9361 can switch from Rx to Tx and vice versa including:

  • The RF VCO calibration duration which is dependent on the scaled reference clock frequency.  Higher frequencies result in faster calibration times as described in the PLL user guide.  The time is always greater than 37us.
  • RF PLL lock time of approximately 15 us, regardless of clock rates.
  • Rx and Tx flush, described in the ENSM user guide and is dependent on the ADC clock.
  • Tx DAC power up time is approximately 18us regardless of configuration and only affects switch time when moving to the Tx state.
  • Signal path latency is dependent on clock rates and filter configurations which can vary greatly.  It always must be accommodated so it not delineated in the methods below.

The Rx to Tx or Tx to Rx maximum switching time is different for each of the modes described below.  Knowing the maximum time allowed by the application helps determine the best option.

  • Standard ENSM TDD Mode: VCO calibrations occur as the ENSM moves among its states and it is not possible to enter the Rx state while the Rx PLL is unlocked.  Similarly for the Tx state and Tx PLL.  After the calibration, the PLL locks.  Tx DAC power up time (if changing to Tx) and flush time also need to take place but these can occur in parallel with the PLL switch.  Standard ENSM TDD mode is usually dominated by the VCO calibration time.
  • Standard TDD mode/No VCO cal: This option uses the TDD ENSM mode but doesn’t allow RF VCO calibrations when the ENSM switches states. In order to make sure the PLLs don’t unlock at some future time, the VCOs should be calibrated during initialization using the most accurate mode and should enable temperature compensation, both of which are used in the FDD mode.  Thus, the AD9361 would be initialized as if for FDD mode.  At the end of initialization, the ENSM would be moved to TDD mode and the VCO calibration would be disabled by setting bit D0 of 0x230 and 0x270 high.  This method would be shorter than the method above by the VCO calibration time.
  • Standard TDD mode/Dual Synth: In this case, the Dual Synth bit is set, enabling both PLLs and eliminating the PLL lock time (and the VCO calibration).  When switching to the Tx state, the Tx DAC must still power up and the flush times must still occur.  Similar to the method above, the AD9361 should be initialized as if for FDD mode.  The VCO calibration does not need to be disabled.
  • FDD Independent Mode: This configuration calibrates the AD9361 as if normal FDD mode would be used but allows the Rx and Tx paths to be enabled and disabled independently so there is infinite freedom in the timing of the Rx and Tx data paths.  The ENSM user guide describes this operation in more detail and the signals used.  The ENSM does not change state so the digital paths do not flush.  However, the Tx DAC still powers up and down along with the rest of the Tx signal path.
  • Standard FDD mode enables both LOs both data paths.  Since the Tx path is always on, LO leakage can couple back into the receiver through an external switch or duplexer which can degrade performance.  This mode would only be used if none of the ENSM TDD modes would work and if there was not sufficient flexibility in the baseband processor control signals to use the FDD Independent mode.
  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
Newsletter

Interested in the latest news and articles about ADI products, design tools, training and events? Subscribe today!

Sign Up
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.