groupUrl: https://ez.analog.com/wide-band-rf-transceivers/design-support/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Design Support AD9361/AD9363/AD9364
  • Wide Band RF Transceivers
Design Support AD9361/AD9363/AD9364
Documents AD9361/4 SYNTHESIZER LOOK UP TABLE
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Video/Images
  • Tags
  • Managers
  • More
  • Cancel
  • New
Design Support AD9361/AD9363/AD9364 requires membership for participation - click to join
  • Documents
  • AD9361 initialization scripts
  • AD9361 Transmit Quadrature Calibration (Tx Quad Cal)
  • AD9361/4 SYNTHESIZER LOOK UP TABLE
  • AD936x Built in Self Test (BIST)
  • AD936x digital interface capacitive load drive in CMOS mode
  • AD936x documentation changes
  • AD936x Local Oscillator [LO]
  • AD936x maximum Rx digital path data rates
  • AD936x Rx ADC basic operation and output rates
  • AD936x Temperature sensor
  • AD936x_DCOFFSET_ISSUE
  • DESIGN SUPPORT COMMUNITY
  • Gain Tables in .csv format
  • General RF Front End Matching Methodology
  • GUIDELINES FOR ACCESSING TECHNICAL SUPPORT
  • Hand On Wireless Communications Seminar (Feb-Mar 2018)
  • Noise Figure vs. Gain Index Plots
  • Out-of-Band and In-Band IIP3 Measurements
  • TDD Mode Switching Time
  • Transmit Power monitor (TPM) AD936x

AD9361/4 SYNTHESIZER LOOK UP TABLE

Two sets of tables for 3 different RFPLL loop reference frequencies are provided below, one set for FDD operation and the other for TDD operation. The FDD tables enable the VCO temperature compensation with the intent that the user will use longer, more accurate calibration times for the device to remain in operation indefinitely. The TDD tables also have the same VCO temperature compensation and should be used in the FDD independent mode. Note the VCO temperature compensation is completely independent from, and is not shared or slaved with the DCXO temperature compensation in any way.

Tables are provided (attachment)  for 40MHz, 60MHz, and 80MHz reference frequencies. The correct table to use is the one that closest matches the loop FREF for the operating mode. For example, 19.2MHz is a popular reference frequency which could be the device reference frequency applied to the XTAL_N pin. Because the best RFPLL performance is had with the highest possible loop reference frequency up to 80MHz, the RFPLL Reference Blocks would be configured to the X2 mode, resulting in FREF of 38.4MHz. In this case, the 40MHz reference table would be selected. Refer below table for other reference frequencies.

 

RFPLL FREF USE LOOKUP TABLE

RFPLL FREF

USE LOOKUP TABLE

35 - 50 MHz

40 MHz

50 - 70 MHz

60 MHz

70 - 80 MHz

80 MHz

 

Loop Filter table entries are dependent on reference frequency. The setup parameters pre-configure the VCO for operation based on frequency of operation. In both FDD and TDD temperature compensation is enabled allowing VCO calibration at any temperature (including either of the extremes) and the synthesizer will stay locked over the rated temperature range.

 

For using TDD LUT’s in FDD independent mode Register 0x23D[D4]  and 0x27D[D4] needs to be set to 1.

 

These tables are  available in AD9361.c files shared online.

Attachments:
SynthLUT_40_FDD_v3.txt.zip
SynthLUT_40_TDD_v3.txt.zip
SynthLUT_60_FDD_v3.txt.zip
SynthLUT_60_TDD_v3.txt.zip
SynthLUT_80_FDD_v3.txt.zip
SynthLUT_80_TDD_v3.txt.zip
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.