Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Log In
  • Site
  • Search
  • User
  • Support

    Popular Forums

    • RF and Microwave
    • Power Management
    • Video
    • FPGA Reference Designs
    • Precision ADCs
    • Linux Software Drivers
    • SigmaDSP Processors & SigmaStudio Dev. Tool

    Product Forums

    • A2B
    • Amplifiers
    • Analog Microcontrollers
    • Clock and Timing
    • Data Converters
    • Direct Digital Synthesis (DDS)
    • Energy Monitoring and Metering
    • Interface and Isolation
    • MEMS Inertial Sensors
    • Processors and DSP
    • Switches/Multiplexers
    • Temperature Sensors
    • Voltage References
    View All

    Application Forums

    • Audio
    • Automated Test Equipment (ATE)
    • Condition-Based Monitoring
    • Depth, Perception & Ranging Technologies
    • Embedded Vision Sensing Library
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Precision Technology Signal Chains Library
    • Video
    • Wireless Sensor Networks Reference Library

    Design Center Forums

    • ACE Evaluation Software
    • ADEF System Platforms
    • Design Tools and Calculators
    • FPGA Reference Designs
    • Linux Software Drivers
    • Microcontroller no-OS Drivers
    • Reference Designs
    • Signal Chain Power (SCP)
    • Software Interface Tools
    • System Demonstration Platform (SDP) Support
  • Learn

    Highlighted Webinar

    Audio Design Solutions for Augmented and Virtual Reality (AR/VR) Glasses

    Recent Discussions

    • Standalone Data logging using ADALM2000
    • About sdr.tx(). Can I change the transmitter frequency after call this function?
    • About the values of CurV1,2 displayed in the cursors frame of scopy.
    • Purpose of "Load" in Scopy signal generator configuration GUI
    • about the transient response experiment example of RL Circuit using adalm2000

    Places

    • ADI Education Home
    • ADI Education China
    • ADI Education India
    • ADI Education Philippines
    • StudentZone (Analog Dialogue)
    • Virtual Classroom

    Latest Webinars

    • Audio Design Solutions for Augmented and Virtual Reality (AR/VR) Glasses
    • Robust Industrial Motor Encoder Signal Chain Solutions
    • Precision Low Power Measurement Solutions for Intelligent Edge
    • Advantages of Integrating Digital Power System Management (DPSM) into your Design
    • Optimizing GaN and GaAs RF Amplifier Performance Using Novel Biasing Techniques
    View All Webinars
  • Community Hub

    Challenge Yourself!

      KCC's Quizzes AQQ231 about Birthdays and Cake Candles
    View All

    Places

    • Community Help
    • Logic Lounge

    Resources

    • EZ Code of Conduct
    • Getting Started Guide
    • ADI: Words Matter
    • Community Help Videos
    View All
  • Blogs

    Highlighted Blogs

    Understanding Public Key Infrastructures

     

    Share Your Insights! How Can We Improve Your Engineering Design Needs?

    Latest Blogs

    • 10BASE-T1L Makes Powering Intelligent Field Instruments Painless
    • Using Python To Control The Pluto Radio And Plot Data
    • Resistance is NOT Futile
    • What is The Continuity of Engineering?
    • Move Over Sensors: Actuators Are Entering The Smart Factory Stage
    Read All Blogs

    ADI Blogs

    • EZ Spotlight
    • The Engineering Mind
  • Partners

    Electronic Design Services - PartnerZone

    • Boston Engineering
    • Calian, Advanced Technologies
    • Colorado Engineering Inc. (DBA CAES AT&E)
    • Clockworks Signal Processing
    • Epiq Solutions
    • Fidus
    • PalmSens
    • Richardson RFPD
    • Tri-Star Design, Inc.
    • VadaTech
    • Vanteon
    • X-Microwave
    View All
Design Support AD9361/AD9363/AD9364
  • Wide Band RF Transceivers
Design Support AD9361/AD9363/AD9364
Documents AD9361/4 SYNTHESIZER LOOK UP TABLE
  • Forums
  • Files
  • Docs/ FAQs
  • Members
  • Tags
  • More
  • Cancel
  • +Documents
  • -AD9361: FAQ
    • AD9361 initialization scripts
    • AD9361 Transmit Quadrature Calibration (Tx Quad Cal)
    • AD9361/4 SYNTHESIZER LOOK UP TABLE
    • General RF Front End Matching Methodology
    • Hand On Wireless Communications Seminar (Feb-Mar 2018)
    • TDD Mode Switching Time
  • +AD936x: FAQ
  • +Gain Tables: FAQ

AD9361/4 SYNTHESIZER LOOK UP TABLE

Two sets of tables for 3 different RFPLL loop reference frequencies are provided below, one set for FDD operation and the other for TDD operation. The FDD tables enable the VCO temperature compensation with the intent that the user will use longer, more accurate calibration times for the device to remain in operation indefinitely. The TDD tables also have the same VCO temperature compensation and should be used in the FDD independent mode. Note the VCO temperature compensation is completely independent from, and is not shared or slaved with the DCXO temperature compensation in any way.

Tables are provided (attachment)  for 40MHz, 60MHz, and 80MHz reference frequencies. The correct table to use is the one that closest matches the loop FREF for the operating mode. For example, 19.2MHz is a popular reference frequency which could be the device reference frequency applied to the XTAL_N pin. Because the best RFPLL performance is had with the highest possible loop reference frequency up to 80MHz, the RFPLL Reference Blocks would be configured to the X2 mode, resulting in FREF of 38.4MHz. In this case, the 40MHz reference table would be selected. Refer below table for other reference frequencies.

 

RFPLL FREF USE LOOKUP TABLE

RFPLL FREF

USE LOOKUP TABLE

35 - 50 MHz

40 MHz

50 - 70 MHz

60 MHz

70 - 80 MHz

80 MHz

 

Loop Filter table entries are dependent on reference frequency. The setup parameters pre-configure the VCO for operation based on frequency of operation. In both FDD and TDD temperature compensation is enabled allowing VCO calibration at any temperature (including either of the extremes) and the synthesizer will stay locked over the rated temperature range.

 

For using TDD LUT’s in FDD independent mode Register 0x23D[D4]  and 0x27D[D4] needs to be set to 1.

 

These tables are  available in AD9361.c files shared online.

Attachments:
SynthLUT_40_FDD_v3.txt.zip
SynthLUT_40_TDD_v3.txt.zip
SynthLUT_60_FDD_v3.txt.zip
SynthLUT_60_TDD_v3.txt.zip
SynthLUT_80_FDD_v3.txt.zip
SynthLUT_80_TDD_v3.txt.zip
  • Share
  • History
  • More
  • Cancel
Related
Recommended
Social
Quick Links
  • About ADI
  • ADI Signals+
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Incubators
Languages
  • English
  • 简体中文
  • 日本語
Newsletter

Interested in the latest news and articles about ADI products, design tools, training and events? Subscribe today!

Sign Up
Analog Logo
©1995 - 2023 Analog Devices, Inc. All Rights Reserved
沪ICP备09046653号-1
  • Sitemap
  • Legal
  • Privacy & Security
  • Privacy Settings
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.