groupUrl: https://ez.analog.com/wide-band-rf-transceivers/design-support/
Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EZ Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • A2B
    • Aerospace and Defense (ADEF)
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Condition-Based Monitoring
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power Management
    • Precision Technology Signal Chains
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • About EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Design Support AD9361/AD9363/AD9364
  • Wide Band RF Transceivers
Design Support AD9361/AD9363/AD9364
Documents AD936x documentation changes
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Video/Images
  • Tags
  • Managers
  • More
  • Cancel
  • New
Design Support AD9361/AD9363/AD9364 requires membership for participation - click to join
  • Documents
  • AD9361 initialization scripts
  • AD9361 Transmit Quadrature Calibration (Tx Quad Cal)
  • AD9361/4 SYNTHESIZER LOOK UP TABLE
  • AD936x Built in Self Test (BIST)
  • AD936x digital interface capacitive load drive in CMOS mode
  • AD936x documentation changes
  • AD936x Local Oscillator [LO]
  • AD936x maximum Rx digital path data rates
  • AD936x Rx ADC basic operation and output rates
  • AD936x Temperature sensor
  • AD936x_DCOFFSET_ISSUE
  • DESIGN SUPPORT COMMUNITY
  • Gain Tables in .csv format
  • General RF Front End Matching Methodology
  • GUIDELINES FOR ACCESSING TECHNICAL SUPPORT
  • Hand On Wireless Communications Seminar (Feb-Mar 2018)
  • Noise Figure vs. Gain Index Plots
  • Out-of-Band and In-Band IIP3 Measurements
  • TDD Mode Switching Time
  • Transmit Power monitor (TPM) AD936x

AD936x documentation changes

This document captures the documentation changes planned for User guide and Register map for AD9361, AD9363 and AD9364 Radio Verse Transceivers. Document update and release will take time and until that time this document will be maintained for reference.

 

Current version of documents is as given below. If you don’t have the latest, please download same from design file package under below link.

http://www.analog.com/en/design-center/landing-pages/001/integrated-rf-agile-transceiver-design-resources.html

 

 

AD9361

AD9363

AD9364

Data Sheet

Rev F

Rev D

Rev C

User Guide

UG-570 REV A

UG-1040 REV 0

UG-673 REV 0

Register Map

UG-671 REV 0

UG-1057 REV 0

UG-672 REV 0

 

Below table captures the changes required for documents and their reference. If you have any comments or suggestions to improve documentation, please feel free to post your comments below.

 

REFERENCE MANUAL CHANGES:

 

Sl No

Reference

Current statement

Changes

1

UG-570-page 95 to 96, UG-1040-page 79 to 80

 

Headings and timing diagrams for receive or transmit data needs to be corrected.

Refer appendix A.

2

UG-570-page 8 equation:1

UG-1040-page 7 equation:1

UG-673-page 7 equation:1

There is no definition of the term “Divide Setting”.

To be included.

 

3

UG-673-page-100 table 53 (for LVDS)

Column 2 of table 53 mentions data rate as 122.88 Msps

Data rate needs to be changed to 61.44Msps.

The term “combined I and Q words”

is to be removed.

4

Reference manuals of all versions of Catalina

Ball J6 "CLK_OUT" has multiple name aliases including "CLOCK_OUT", "CLKOUT" and "CLK Out"

CLK_OUT naming convention to be followed

5

UG-570-page-92

table 48

UG-1040-page-76

table 47

UG-673-page-88

table 51

In CMOS mode in DDR TDD mode, sample rate can be up to 122.88M instead of 61.44M.

Refer appendix B

The term “combined I and Q words”

is to be removed.

6

Required for all register map

Rise in image frequency at higher power levels. Increase in correction word decimation, i.e., Register x16F (registers x16C-x16F) have been removed from the register map.

Refer appendix C

7

UG-570-page-85

UG-673-page-81

UG-1040-page-72

Register 0x20 = 0x24(toggle the GPO_1 pin in Rx and GPO_2 in Tx)

 

 

 

 

 

Register 0x20 contains the bits that determine how the GPOs respond to state changes from Alert

 

If 0x20=0x24,

From alert to RX, GPO will go from 0xF to 0x2 (3 GPOs will toggle)

From alert to TX, GPO will go from 0xF to 0x4 (3 GPOs will toggle).

 

Register 0x20 defines the "state" or value of GPO upon entering RX or TX state.

8

UG-1040-page-27

Tx HB3 has the following coefficients: [+36, −19, 0, −156, −12, 0, +479, +223, 0, −1215, −993, 0, +3569, +6277, +8192, +6277, +3569, 0, −993, −1215, 0, +223, +479, 0, −12, −156, 0, −19, +36]. Note that the full-scale range for the Tx HB3 filter is 8192 (213).   

The TX HB3 has the following coefficients: [1, 2, 1].The TX INT3 has the following coefficients: [36, -19, 0, -156, -12, 0, 479, 223, 0, -1215, -993, 0, 3569, 6277, 8192, 6277, 3569, 0, -993, -1215, 0, 223, 479, 0, -12, -156, 0, -19, 36].  Note that the full-scale range for the TX INT3 filter is 8192 (213).  The full-scale range for the TX HB3 filter is 2.   

9

UG-570-page-10

UG-1040-page-9

UG-673-page-9

Actual BBBW column in table 6 is as follows:

The actual BBBW(MHz)(as per equation 7) column in table 6 should be as follows:

2.420688
4.841375
7.262063
9.682751

10

UG-570-page-124

UG-1040-page-105

UG-673-page-115

Power supply for Tx Low pass filter, Tx monitor, Rx trans impedance amplifier, Rx low pass filter.

11

UG-570-

page-24

UG-1040-page-20

UG-673-

page-27

When this is set, CTRL_IN0 through CTRL_IN2 select the profile (if both pin select bits are set, profiles are selected in parallel)

When this is set, CTRL_IN1 through CTRL_IN3 select the profile (if both pin select bits are set, profiles are selected in parallel)

 

12

UG-570-

page-31

UG-1040-page-26

UG-673-

page-33

Additional information

The minimum number of taps is 16 multiplied by the Tx FIR interpolation factor.  For an interpolation factor of 4, the minimum number of Tx FIR taps is 64.  Additionally, the number of taps divided by the interpolation factor must be a multiple of 16.  Therefore, 48 taps can only be used with an interpolation factor of 1.  It can’t be used with an interpolation factor of 4 as indicated by the first limitation and it can’t be used with an interpolation of 2 since 48/2 is not a multiple of 16.

Interpolation

Minimum Number of Taps

Maximum Number of Taps*

1

16

64

2**

32

128

4**

64

128

*Assumes that the DAC_CLK and Input Data Rate ratio allow for this number.

**48 taps not allowed with these interpolation factors.

13       A calibration can reduce the uncertainty of the temperature sensor reading but even with a calibration, there is  a significant uncertainty and the sensor should only be used for non-critical functions. A document explaining that is given in the link:  https://ez.analog.com/docs/DOC-17804-ad936x-temperature-sensor

 

14       Signals closer than 7.5 kHz to DC and which are large in the digital domain can cause the DC offset algorithms to remove those signals, affecting the algorithm and the desired signals. A document explaining that is given in the link:  https://ez.analog.com/docs/DOC-17785-ad936xdcoffsetissue

 

 

 

DATASHEET CHANGES:

 

1

Datasheet of AD936X

In the reference clock voltage specification, move the 1.3V pk-pk value to the max column instead of putting it in the typical columns of the specs table (Adding a comment that lower values can degrade performance)

To be updated

2

Table 13 of AD9361 datasheet, 

Table 12 of AD9363 datasheet,

Table 13 of AD9364 datasheet

All Rx and TX data pairs have optional termination

Remove the termination text from RX_Dx_p/n and Termination needs to be added to the definition for FB_CLK and TX_FRAME.

3

Page 18 of AD9363 datasheet

The description of pin no J6 states: ”This pin can be configured to output either a buffered version of the external input clock (the digital controlled crystal oscillator (DCXO)) or a divided down

version of the internal ADC sample clock (ADC_CLK)”.

The words“(the digital controlled crystal oscillator (DCXO))” are to be removed. The AD9363 only allows reference injection via pin M12, i.e. XTALN; its neighbor M11 is DNC (in AD9361/64 this is XTALP), so unlike its sister parts, the AD9363 does not support the DCXO option.

4

Page 1 under Features

Dual receivers: 6 differential or 12 single-ended inputs

Remove the "6 differential or 12 single-ended inputs" from the datasheet

 

 

REGISTER MAP CHANGES:

 

1

UG-671-page16,

UG-1057-page-16,

UG-672-page-16

Applies to the fast AGC. The AGC Attack Delay prevents the AGC from starting its algorithm until the receive path has settled

Applies to slow and fast AGC.

2

UG-671-page-65 and 60, UG-1057-page-63 and 68,UG-672-page-60 and 65

In registers x238 and x278 we need to put VCO Cal Offset back into the register words, those were zero-ed out by mistake.

To be updated

3

UG-671-table 9,

UG-672-table 9,

UG-1057-table 9

For ADC_CLK /2 and ADC_CLK/3 works fine but for ADC_CLK/4 onwards it gives wrong clk_out as after MUX 1, output is routed to HB3 clk.

Table 9 needs to be updated as in appendix D

4

UG-671-table 84

UG-672-table 84,

UG-1057-table 83

If tones are injected in RX, the mask bit always flips the IQ i.e. if I is masked Q samples are zero.

Naming convention needs to be changed in reg map document register 0X3F6

5

UG-671-page 18,

UG-1057-page 20,

UG-672-page 18

The register definitions (0x03c, D5) refers to the setting as "Rx On Chip Term" and say all data path bits plus TX_FRAME and FB_CLK.

That needs to be changed from the "all data path pins" to TX_Dx_p/n pins.

6

UG-671-page 33

 

Resolution: 1pF/LSB. Total capacitance is 12pF + Capacitor<5:0> *1pF (required for the calculation of 3db cut off frequency)

 

To be updated

7

UG-671-page 15

UG-672-page 15

UG-1057-page 15

This nibble controls which GPO_x pins change state when the ENSM enters the Rx state

It defines the "state" or value of GPO upon entering RX or TX state.

8

UG-671-page 60 and page 65

UG-672-page 60 and page 65

UG-1057-page 63 and page 68

 

 

 

 

For register 0x23D and 0x27D,Bit [D5] in the reg map is an “open” bit.

Bit [D4] however, is described as “CP Offset Off Setting this bit disables the charge pump bleed current.  Clear to use the value in “Charge Pump Offset” (0x23C[D5:D0]) as the offset current.”

0x23C[D5:D0]: Only applies if the Cp Offset Off bit (0x23D[D4]) is cleared. These bits set the charge pump bleed current. The step size is 12.5 μA/LSB with a range of 0 μA to 787.5 μA.

 

Setting the CP Offset Off bit (0x23D[D5] for Rx and 0x27D[D5] for Tx)  disables the CP offset current.

0x23C[D5:D0]: Only applies if the Cp Offset Off bit (0x23D[D4]) is cleared. These bits set the charge pump offset current. The step size is 12.5 μA/LSB with a range of 0 μA to 787.5 μA.

 

 

 APPENDIX A:

 

DESCRIPTION

 

 

APPENDIX B:

 

 APPENDIX C:

 

APPENDIX D:

 

Above document captures the changes required for documents and their reference. If you have any comments or suggestions to improve documentation, please feel free to post your comments below.

Attachments:
0815.CatalinaDoc_changes.pdf
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
  • blithated85
    blithated85 over 3 years ago

    Here you share the good info about the documentation. Here you can get rushmyessay to manage their any kind of writing work. Learn about the tools of this engine for the optimize use of it. Thank you for sharing this information with us.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • srimoyi
    srimoyi over 4 years ago

    Attached is the pdf format of all the documentation changes.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • adhocradio
    adhocradio over 4 years ago
    AD936x documentation changes.pdf
    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • Vinod
    Vinod over 4 years ago in reply to adhocradio

    What attachment are you referring to ?

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
  • adhocradio
    adhocradio over 4 years ago

    Please add an attachment.

    • Cancel
    • Vote Up 0 Vote Down
    • Reply
    • More
    • Cancel
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2022 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2022 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.