Analog.com
Analog
Dialogue
Wiki
简体中文
EngineerZone
Search
Log In
Site
Search
User
Support
Popular Forums
RF and Microwave
Power Management
Video
FPGA Reference Designs
Precision ADCs
Linux Software Drivers
SigmaDSP Processors & SigmaStudio Dev. Tool
Product Forums
A2B
Amplifiers
Analog Microcontrollers
Clock and Timing
Data Converters
Direct Digital Synthesis (DDS)
Energy Monitoring and Metering
Interface and Isolation
MEMS Inertial Sensors
Processors and DSP
Switches/Multiplexers
Temperature Sensors
Voltage References
View All
Application Forums
Audio
Automated Test Equipment (ATE)
Condition-Based Monitoring
Depth, Perception & Ranging Technologies
Embedded Vision Sensing Library
Motor Control Hardware Platforms
Optical Sensing
Precision Technology Signal Chains Library
Video
Wireless Sensor Networks Reference Library
Design Center Forums
ACE Evaluation Software
ADEF System Platforms
Design Tools and Calculators
FPGA Reference Designs
Linux Software Drivers
Microcontroller no-OS Drivers
Reference Designs
Signal Chain Power (SCP)
Software Interface Tools
System Demonstration Platform (SDP) Support
Learn
Highlighted Webinar
Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue
Recent Discussions
Issue running built programs on Pluto
Activity: Simple Op Amps, For ADALM1000 Fig. 1.3 Buffering example
ADALM-PLUTO [NETWORK] vs [USB_ETHERNET]
Using buffer size different from 2**n
ADALM1000 Pixelpulse feature Source Voltage / Measure Current explanation
Places
ADI Education Home
ADI Education China
ADI Education India
ADI Education Philippines
StudentZone (Analog Dialogue)
Virtual Classroom
Latest Webinars
Multidimensional Simulations of Beamformers and other RF Integrated Circuits in Keysight SystemVue
Improve Smart Building Energy Efficiency with Industrial Ethernet Controlled Air Conditioning (HVAC) Systems
Sustainable Motion Control Solutions for High Performance Servo Drives
Audio Design Solutions for Augmented and Virtual Reality (AR/VR) Glasses
Robust Industrial Motor Encoder Signal Chain Solutions
View All Webinars
Community Hub
Challenge Yourself!
KCC's Quizzes: AQQ 236 about strange marking on airplane engines
View All
Places
Community Help
Logic Lounge
Resources
EZ Code of Conduct
Getting Started Guide
ADI: Words Matter
Community Help Videos
View All
Blogs
Highlighted Blogs
Crawl, Walk, And Run - The Journey To Create The Phaser
Hardware Holds The Key To Making Industrial Systems IEC 62443 Compliant
Latest Blogs
Behind the Scenes of DIYRadio Blogs: An Introduction
Empowering Surveillance Cameras To Capture A Scene Without Being Heard
Mastering The Metrics Makes Specifying Encoders Simpler
Understanding Secret Key Cryptography Without Formulas
3 Reasons Why IO-Link is Changing Smart Factory Decision Making
Read All Blogs
ADI Blogs
EZ Spotlight
The Engineering Mind
Partners
Electronic Design Services - PartnerZone
Boston Engineering
Calian, Advanced Technologies
Colorado Engineering Inc. (DBA CAES AT&E)
Clockworks Signal Processing
Epiq Solutions
Fidus
PalmSens
Richardson RFPD
Tri-Star Design, Inc.
VadaTech
Vanteon
X-Microwave
View All
Wide Band RF Transceivers
Design Support AD9361/AD9363/AD9364
Q&A
Forums
Files
Docs/ FAQs
Members
Tags
More
Cancel
Frequently Asked
FMCOMMS5 with ZC702 Calibration TIMEOUT (0x244, 0x80)
Not Answered
12 days ago
AD9361 Tx Attenuation Setting
Answered
over 3 years ago
AD9364 TX/RX path latency
Answered
over 3 years ago
AD9361 use for non-0 IF
Answered
over 4 years ago
Baseband PLL won't lock
Answered
over 4 years ago
Tags
RSS
More
Cancel
By title
By last reply date
By thread date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Regarding the multiple AD9361 reference clock input using 1:8 clock divider
0
14
views
0
replies
Started
4 hours ago
by
Maitry
Not Answered
Calibrating AD9361, on a custom board with A10 FPGA
0
44
views
2
replies
Latest
4 hours ago
by
Prince_Punia
Not Answered
AD9361-Z7035 Data flipping
0
106
views
7
replies
Latest
5 hours ago
by
srimoyi
Not Answered
Regarding the custom AD9361 board and testing of the same with ZC702 evaluation board
0
34
views
1
reply
Latest
6 hours ago
by
srimoyi
Not Answered
Data streaming (no-OS) with ZCU102 and FMCOMMS2
0
28
views
1
reply
on
May 30 2023
by
srimoyi
Answered
AD9361 bandwidth
0
149
views
8
replies
on
May 29 2023
by
srimoyi
Not Answered
Regarding the PG_FMC signal from Supported carrier platform
0
40
views
3
replies
on
May 29 2023
by
srimoyi
Not Answered
Question about initialization error in AD9361
0
244
views
10
replies
on
May 26 2023
by
srimoyi
Not Answered
AD9363 receiver sensitivity behavior
0
60
views
3
replies
on
May 26 2023
by
srimoyi
Suggested Answer
AD9361 There is a phase deviation in the two channel reception
+1
120
views
6
replies
on
May 26 2023
by
srimoyi
Not Answered
AD9361 quadrature tracking
0
183
views
8
replies
on
May 26 2023
by
srimoyi
Not Answered
Troubleshooting "Calibration TIMEOUT" Error in FMCOMMS5 Module +ZC702
0
34
views
1
reply
on
May 23 2023
by
srimoyi
Not Answered
FMCOMMS3 demodulating Pulse Position Modulation Signal
0
57
views
3
replies
on
May 23 2023
by
srimoyi
Not Answered
Regarding the schematic review of the custom AD9361 with X7C7100-2FFG900 FPGA in a single PCB
0
85
views
9
replies
on
May 23 2023
by
Maitry
Not Answered
AD9364 Transmitter spectrum lost
0
51
views
3
replies
on
May 23 2023
by
RR4
>