MMCM/PLL CLK locked issue


setup: -  ADS9 Mother board + adrv9025 rf eval board + software gui + 122.88MHz reference clock to J613 connector.

background: - single ended clock of 122.88MHz is provided to the J613 connector. Ensured clk is ~7dbm [as per UG].

issue: -  PLL lock failure issue in GUI [screenshot attached].

[a] i dont see any LEDs illuminated on the AD9528 chip on RF card. is that expected?

[b] there is no info on jumper setting in UG for RF daughter card? should it be left default?


added more info
[edited by: ENGINEER at 8:34 PM (GMT 0) on 2 Dec 2019]

Top Replies