Products In This Thread

ADRV9002 Recommended for New Designs
The ADRV9002 is a highly integrated RF transceiver that has dual-channel transmitters, dual-channel receivers, integrated synthesizers, and digital signal...
Datasheet
ADRV9002 on Analog.com

  • State Verified Answer
  • +1 person also asked this people also asked this
  • Replies 6 replies
  • Answers 1 answer
  • Subscribers 6 subscribers
  • Views 618 views
  • Users 0 members are here
Options
Related 

        

            Post
             Go back to editing
        

    

    


    

    









		












	
	
			
	
			
		
	
	
		

		
ADRV9002_Channel State Error



		

			

									
					    auxilian.james
					
							

			
				
									
											
			
			
				
    
			
			
			    	
			                    
                
				                on Oct 4, 2021 
				
			
			
		
    

				
		
    
		    		    
		    
		    	
			
    Hi,
    

                We found the error during the communication with ADRV9002.Pls refer below. Herewith i have attached the detailed log for EVM module and our module as well as chip configuration and screenshot. Pls give the solution to resolve this issue.
    

    Our module log: adi_adrv9001_Radio_Channel_State_Get parameter 'channelState' read back as '2' 
     
    

    EVM Module log: adi_adrv9001_Radio_Channel_State_Get parameter 'channelState' read back as '3' 
     
    

    4478.ADRV9002 Query.zip
    

    Regards
    

    James A
    

    
								
    

				
				
		
    
			
						
									
									
						
						
			
			
			
			
		
    

        
        

					
    
			
    


    


	















    
	
    
	
    
					



			








	
	
	
	



Parents
	
      
	

    • 
	
      



	
		
	
	



      
	
      
		
      
							
					
      
		
      
			
													0
							
			
				
									
							        
			
			
			
      •  Analog Employees  
      •  Super User  
      
            
			                            
                        
                on Oct 6, 2021 2:58 PM
            
            
					
      
	
      

		
		
      
					
      Hi James, 
      

      Im looking into this now and will try re-create the issue here to help debug. 
      

      Regards
      
			
      

		
		
		
		
	
      
	
      
		
      
			
		
      
	
      
	
      
		
						
						
				
						
				
				
		
		
      
			
		
      
	
      

      

      • 

	

    • 
	
      



	
		
	
	



      
	
      
		
      
							
					
      
		
      
			
													0
							
			
				
									
							        
			
			
			
        
            
			                            
                        
                on Oct 6, 2021 3:40 PM
            
            
												
						in reply to Ruairí
					
									
        
	
        

		
		
        
					
        Hi Ruairi,
        

        ADC noise floor data is captured when FPGA & C API driver code created using adrv9001-sdk-eval-software Configuration. Configuration log file is attached in the previous query.

        Data clock RX_DCLK_OUT & RX_STROBE_OUT is not generated from ADRV device when new FPGA design is implemented(SPI logic alone same as in adrv9001-sdk-eval-software ) & AXI_ADRV_9001 Macro calls disabled in C API driver code is used. Configuration log file is attached for your reference (File Name: Config File Case2).
        

        



        
    
        
        Fullscreen
        Config file Case2.txt
        Download
    
        
    
        adi_adrv9001_ApiVersion_Get parameter 'apiVersion' read back as '{
                major: 48, 
                minor: 26, 
                patch: 4
}' 
adi_fpga9001_VersionGet parameter 'fpgaVersion' read back as '{
                major: 0, 
                minor: 0, 
                patch: 0
}' 
Preparing to initialize ADRV9001.VENDOR_ID_0 Success
SCRATCH_PAD_1 Success
VENDOR_ID_0 Success
SCRATCH_PAD_1 Success
adi_fpga9001_clock_Status_Get parameter 'status' read back as '{
                locked: true, 
                mcsClock_kHz: 0, 
                observationGpiosClock_kHz: 0, 
                tddClock_kHz: 0, 
                refClock_kHz: 0
}' 
Initialization successful.
 initialize Success
Preparing to calibrate. Turn your signal source OFF, then press Enter.
adi_adrv9001_spi_Byte_Read parameter 'readData' read back as '86' 
adi_adrv9001_cals_InternalPathDelay_Get parameter 'internalPathDelays_ns' read back as '{ 2311, 0, 0, 0, 0, 0 }
adi_adrv9001_Rx_GainControl_MinMaxGainIndex_Get parameter 'minGainIndex' read back as '187' 
adi_adrv9001_Rx_GainControl_MinMaxGainIndex_Get parameter 'maxGainIndex' read back as '255' 
adi_adrv9001_Rx_GainTable_Read parameter 'gainTableRows' read back as '{ {
                rxFeGain: 55834575099, 
                extControl: 0, 
                adcTiaGain: 2819380227726861153, 
                digGain: 7070761784448262183, 
                phaseOffset: 187651156551015
}, {
                rxFeGain: 98784248059, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166626, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281457796841722, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 25769804026, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 68719476986, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281444911939833, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 12884902137, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281423437103352, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281466386776312, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281401962266871, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281444911939831, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281406257234166, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281449206907126, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281410552201461, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281453501874421, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281432027037940, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281406257234163, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281393372332274, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281432027037938, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281419142136049, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281414847168752, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281406257234159, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281406257234158, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281406257234157, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281410552201452, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281380487430378, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281389077364969, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281401962266856, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281380487430374, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281393372332261, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281384782397667, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281401962266850, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281397667299552, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281397667299550, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281397667299548, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281401962266842, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281384782397655, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281393372332245, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281384782397650, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281397667299536, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281397667299533, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281397667299530, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281401962266823, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281393372332227, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281401962266816, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281406257234108, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281406257234104, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281410552201396, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281406257234095, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281410552201386, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281410552201381, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281414847168672, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281414847168666, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281419142135956, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281423437103246, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281423437103239, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281427732070528, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281432027037816, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281432027037808, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281440616972392, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281436322005086, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281444911939669, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281449206906955, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281453501874240, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281457796841525, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281462091808809, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281466386776092, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 281470681743374, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
}, {
                rxFeGain: 0, 
                extControl: 0, 
                adcTiaGain: 281473673776912, 
                digGain: 187650746166730, 
                phaseOffset: 187651156550975
} }
adi_adrv9001_Rx_GainTable_Read parameter 'numGainIndicesRead' read back as '69' 
Calibrations complete.
 calibrate Success
Configuring features.adi_adrv9001_gpio_GpIntMask_Get parameter 'gpIntMask' read back as '253755377' 

 configure Success
Priming channels.
 prime Success
Ready to capture Rx data. Turn your signal source ON, then press Enter.
adi_adrv9001_Radio_Channel_State_Get parameter 'channelState' read back as '3' 

 beginReceiving Success



        

        



        Is it required your FPGA design from adrv9001-sdk-eval-software for ADRV9002 configuration & data capture? 
        Or Can we use our own implementation in FPGA for ADRV9002 configuration & data capture?
        

        Pls find the Filter Co-eff file in the attachment  and it is missed in the previous query.
        

        



        
    
        
        Fullscreen
        Filter Co-eff.txt
        Download
    
        
    
        -2837
-1655
11640
15537
-626
-2768
7084
-2307
-4286
7568
-3014
-5551
9630
-3854
-7242
12492
-5010
-9342
16129
-6588
-11793
20642
-8742
-14577
26149
-11667
-17642
32859
-15563
-20963
40941
-20716
-24454
50677
-27503
-28062
62429
-36396
-31694
76720
-48091
-35265
94357
-63629
-38675
116680
-84718
-41826
146091
-114443
-44622
187363
-159058
-46981
251390
-233640
-48820
369376
-386198
-50081
679872
-895383
-50722
4649418
4649418
-50722
-895383
679872
-50081
-386198
369376
-48820
-233640
251390
-46981
-159058
187363
-44622
-114443
146091
-41826
-84718
116680
-38675
-63629
94357
-35265
-48091
76720
-31694
-36396
62429
-28062
-27503
50677
-24454
-20716
40941
-20963
-15563
32859
-17642
-11667
26149
-14577
-8742
20642
-11793
-6588
16129
-9342
-5010
12492
-7242
-3854
9630
-5551
-3014
7568
-4286
-2307
7084
-2768
-626
15537
11640
-1655
-2837

        

        


        

        Regards
        

        James A
        
			
        

		
		
		
		
	
        
	
        
		
        
			
		
        
	
        
	
        
		
						
						
				
						
				
				
		
		
        
			
		
        
	
        

        

        • 

	

      • 
	
        



	
		
	
	



        
	
        
		
        
							
					
        
		
        
			
													0
							
			
				
									
							        
			
			
			
        •  Analog Employees  
        •  Super User  
        
            
			                            
                        
                on Oct 6, 2021 9:43 PM
            
            
												
						in reply to auxilian.james
					
									
        
	
        

		
		
        
					
        Hi James, 
        

        This error looks like there might be an issue with the sequence that you are calling API functions to mode the RF channel from 'Standby' through to 'RF On'. There are some requirements before you can call some of the RF channel states. Check the UG section API INITIALIZATION SEQUENCE. Also the Driver Debugger in the TES can be used to study exactly how and in what sequence the API functions should be called. 
        Have you compared your code to the driver debugger output?
        

        Regards
        
			
        

		
		
		
		
	
        
	
        
		
        
			
		
        
	
        
	
        
		
						
						
				
						
				
				
		
		
        
			
		
        
	
        

        

        • 

	

      • 
	
        



	
		
	
	



        
	
        
		
        
							
					
        
		
        
			
													0
							
			
				
									
							        
			
			
			
          
            
			                            
                        
                on Oct 12, 2021 1:51 PM
            
            
												
						in reply to Ruairí
					
									
          
	
          

		
		
          
					
          Hi Ruairi,
          

          As u suggested, sequence is updated and working fine. We can able to access the digital data.
          


          Now we are using the independent  three wire configuration for connect 2nos of ADRV9002 chip as well as 4 wire configuration is also used for 2 no of ADRV9002 chip. The four wire configuration is working fine. When we are trying to connect with 3 wire configuration, the signals are attenuated which is received from the ADRV9002.Pls refer the attachment and give the feedback.
          

          Regards 
          

          James A
          
			
          

		
		
		
		
	
          
	
          
		
          
			
		
          
	
          
	
          
		
						
						
				
						
				
				
		
		
          
			
		
          
	
          

          

          • 

	
        



Reply

          


        • 
	
          



	
		
	
	



          
	
          
		
          
							
					
          
		
          
			
													0
							
			
				
									
							        
			
			
			
            
            
			                            
                        
                on Oct 12, 2021 1:51 PM
            
            
												
						in reply to Ruairí
					
									
            
	
            

		
		
            
					
            Hi Ruairi,
            

            As u suggested, sequence is updated and working fine. We can able to access the digital data.
            


            Now we are using the independent  three wire configuration for connect 2nos of ADRV9002 chip as well as 4 wire configuration is also used for 2 no of ADRV9002 chip. The four wire configuration is working fine. When we are trying to connect with 3 wire configuration, the signals are attenuated which is received from the ADRV9002.Pls refer the attachment and give the feedback.
            

            Regards 
            

            James A
            
			
            

		
		
		
		
	
            
	
            
		
            
			
		
            
	
            
	
            
		
						
						
				
						
				
				
		
		
            
			
		
            
	
            

            

            • 


          


Children