Analog.com Analog Dialogue Wiki English
Analog.com Analog Dialogue Wiki 简体中文
EngineerZone
EngineerZone
  • Site
  • User
  • Site
  • Search
  • User
EngineerZone
EngineerZone
  • Log in
  • Site
  • Search
  • Log in
  • Home
  • Blogs ⌵
    • EngineerZone Spotlight
    • The Engineering Mind
  • Browse ⌵
    • All Groups
    • All Members
  • Support ⌵
    • 3D ToF Depth Sensing
    • Amplifiers
    • Analog Microcontrollers
    • Analysis Control Evaluation (ACE) Software
    • Audio
    • Clock and Timing
    • Data Converters
    • Design Tools and Calculators
    • Direct Digital Synthesis (DDS)
    • Embedded Vision Sensing
    • Energy Monitoring and Metering
    • FPGA Reference Designs
    • Industrial Ethernet
    • Interface and Isolation
    • Low Power RF Transceivers
    • MEMS Inertial Sensors
    • Motor Control Hardware Platforms
    • Optical Sensing
    • Power By Linear
    • Processors and DSP
    • Reference Circuits
    • RF and Microwave
    • Signal Chain Power (SCP)
    • Switches/Multiplexers
    • Temperature Sensors
    • Video
    • Wide Band RF Transceivers
    • Wireless Sensor Networks Reference Library
  • My EZ
  • More
  • Cancel
  • 主页
  • 浏览 ⌵
    • 收件箱
    • 个人设置
    • 会员
    • 专区列表
  • 论坛专区 ⌵
    • 放大器专区
    • 精密转换器专区
    • 音频专区
    • ADE电能计量专区
    • MEMS和传感器专区
    • 接口和隔离专区
    • Power 中文专区
    • ADUC微处理器专区
    • 锁相环专区
    • 开关和多路复用器专区
    • 温度传感器
    • 基准电压源专区
    • 资源库
    • 论坛使用指南
    • 技术支持参考库
    • 在线研讨会
    • 论坛社群活动
    • 论坛激励活动
  • More
  • Cancel
Design Support AD9371/AD9375
  • Wide Band RF Transceivers
  • More
Design Support AD9371/AD9375
Documents AD9371 Evaluation Board  VCXO selection
  • Q&A
  • Discussions
  • Documents
  • File Uploads
  • Video/Images
  • Tags
  • Managers
  • More
  • Cancel
  • New
Design Support AD9371/AD9375 requires membership for participation - click to join
  • Documents
  • AD9371 Evaluation Board  VCXO selection
  • AD9375 FAQ
  • Guidelines
  • JESD debugging
  • LTE waveform files
  • LTE waveform files for AD9371/5 (122.88MSPS)
  • Overview
  • WIDE BAND RF TRANSCEIVERS SUPPORT COMMUNITY - Intro Tile

AD9371 Evaluation Board  VCXO selection

On-board VCXO modification

          The AD9371 evaluation board contains an on-board VCXO (Voltage Controlled Crystal Oscillator) as well as the AD9528 chip responsible for the device clock and SYSREF signal generation and distribution. With the hardware configuration provided on the AD9371 evaluation board, a user can generate device clock frequencies such as 122.88MHz, 153.6MHz, 184.32MHz, 245.76MHz, and 307.2MHz.

There are limitations with the default hardware configuration in the scenario where a user desired device frequencies are not related to the on-board 122.88MHz VCXO by a rational fraction. Examples of such device clock frequency are: 125MHz, 133.33MHz, 250MHz and 266.66MHz. The paragraph below outlines these limitations as well as explains how they can be overcome with an AD9371 evaluation board hardware modification.

AD9528 description

     The AD9528 contains two cascaded PLL stages. The first PLL called PLL1 is configured to work with a narrow loop filter bandwidth. PLL1 provides jitter clean-up of the input reference signal ((CPRI clock for example) to provide a clean clock for the input stage of PLL2. The configuration of PLL2 is described in Figure 1.

PLL2 blocks are programmable and the user can select values of:

• M1 =  3,4 or 5

• N2 = 1, 2, 3, …, 256

• R1 = 0.5, 1, 2, …, 31

• chDIV = 1, 2, 3, …, 256

Limitations:

• The PLL2 VCO frequency operates in range from 3450MHz to 4025MHz.

• Maximum frequency after the channel divider is limited to 1250 MHz for OUT1,OUT2 and all other OUT is 1000MHz.

In order to calculate AD9371 DEV_CLK frequency the user should follow equations outlined below:

Note that VCO can operate with frequency range from 3450MHz to 4025MHz.

AD9528 operation examples

     The AD9528 can generate different DEV_CLK frequencies from the VCXO frequency only when the ratio of the two frequencies is a rational fraction. If the result of division of DEV_CLK and VCXO frequency does not create a rational fraction then the AD9528 cannot precisely generate the desire DEV_CLK.

Below are some examples of how DEV_CLK is calculated based on an on-board VCXO with a frequency of 122.88 MHz.

On-board VCXO modification

     The AD9371 evaluation board supports two different footprints for the on-board VCXO. Figure 2 outlines two different VCXO symbols present in the AD9371 evaluation board schematic. Both footprint details are outlined in Figure 3 and Figure 4

VCXO recommendations

The AD9371 evaluation board utilizes a VCXO manufactured by Crystek Corporation. All frequency variants recommended for AD9371

evaluation board are based on the Crystek Corporation VCXO series CVHD-950.

Below are typical characteristics of CVHD-950 series VCXO:

  • vcxo 122.8mhz
  • ad9371
  • _featured
  • evaluation platform
  • Share
  • History
  • More
  • Cancel
Comments
Anonymous
  • Vinod
    Vinod
    •  Analog Employees 
    over 4 years ago in reply to paunderb

    For queries related to documents , please refer the document and create a new query.

    We have created  a new query for you in below link. The query here will be deleted later.

    https://ez.analog.com/message/274827

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
  • paunderb
    paunderb over 4 years ago

    From the AD9528 data sheet: 

    M1 = 3,4,5

    Also it appears from the diagrams Figs 27 & 30 that the x 2 multiplier is in series with the 5 bit divider. it appears (Table 50) that this can be enabled with any value of R1 divider, If this is true then additional dividers possible are:

    0.5, 1.5, ... 15.5 

    Finally, regarding the requirement 

    Maximum frequency after the RF VCO divider (M1) is limited to 1000MHz

    I don't find any such limitation in the data sheet. I do see (Table 8)

    Output Frequency 1000MHz or 1250MHz otuputs 1 and 2 only

    However output is after channel divider. is it possible that the channel divider will work with input < 1250MHz 

    Please verify 

    Thanks 

    Paul

    • Cancel
    • Up 0 Down
    • Reply
    • More
    • Cancel
Related
 
社交网络
快速链接
  • 关于ADI
  • Partners
  • 模拟对话
  • 职业
  • 联系我们
  • 投资信息
  • 新闻中心
  • 质量和可靠性
  • 办事处与代理商
  • Analog Garage
语言
  • English
  • 简体中文
  • 日本語
  • Руccкий
电子快讯

欲获得最新ADI产品、设计工具、培训与活动的相关新闻与文章,请从我们的在线快讯中选出您感兴趣的产品类别,每月或每季度都会发送至您的收件箱。

订阅
Switch to mobile view
Analog Logo
© 1995 - 2021 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2021 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • 网站地图
  • 隐私和保密政策
  • 隐私设置
  • 使用条款
 
Social
Quick Links
  • About ADI
  • Partners
  • Analog Dialogue
  • Careers
  • Contact us
  • Investor Relations
  • News Room
  • Quality & Reliability
  • Sales & Distribution
  • Analog Garage
Languages
  • English
  • 简体中文
  • 日本語
  • Руccкий
Newsletters

Interested in the latest news and articles about ADI products, design tools, training and events? Choose from one of our 12 newsletters that match your product area of interest, delivered monthly or quarterly to your inbox.

Sign Up
Switch to mobile view
Analog Logo
© 1995 - 2021 Analog Devices, Inc. All Rights Reserved 沪ICP备09046653号-1
  • ©
  • 1995 - 2021 Analog Devices, Inc. All Rights Reserved
  • 沪ICP备09046653号-1
  • Sitemap
  • Privacy & Security
  • Privacy Settings
  • Terms of use
EngineerZone Uses cookies to ensure you get the best experience in our community. For more information on cookies, please read our Privacy & Security Statement.