Our lowest phase noise production released PLL+VCO is the ADF4401A which provided DRO type phase noise performance but implemented with a PLL+VCO translation loop architecture by using the SMA100B for the Offset LO. The ADF4401A offers <10fs RMS wideband jitter (100Hz – 100MHz integration range).
