Ian Collins Ian Collins Applications Manager

This webcast is an overview of the best techniques for the optimal layout of Frequency Synthesizers, with a particular emphasis on Phase Locked Loops (PLLs). 


  • Achieve the best performance from PLL devices.
  • Minimize spurious emissions from PLLs.
  • Ensure minimal interference from Frequency Synthesizers to neighboring circuits.