Is the middle voltage inputting allowed for ADV7511W during reset?

Hello,

I have a question about ADV7511W.

Question:
After power-up, about 0.66V signals input to D[23:0] pins and sync pins of ADV7511W for 100ms during reset. Is it permitted for ADV7511W?

Background:
The customer uses ADV7511W for their project.
The LSI in front of ADV7511W may output about 0.66V signals to ADV7511W for 100ms before the LSI's initialization is completed.
If the middle voltage inputting is not allowed for ADV7511W even during reset, the customer has to take care of it.
So we ask you this question.

Thank you.
Best regards.

Parents
  • 0
    •  Analog Employees 
    on Jun 20, 2014 5:04 PM

    Vinh_min = 1.35V and Vinl_max = 0.7V so 0.66V will be treated as a low input regardless.  The 7511W will power up with all it's internal registers at their default state.  One powered up it needs to be initialized as now.  The 7511W does not have a dedicated reset pin or dedicated reset register.

Reply
  • 0
    •  Analog Employees 
    on Jun 20, 2014 5:04 PM

    Vinh_min = 1.35V and Vinl_max = 0.7V so 0.66V will be treated as a low input regardless.  The 7511W will power up with all it's internal registers at their default state.  One powered up it needs to be initialized as now.  The 7511W does not have a dedicated reset pin or dedicated reset register.

Children
No Data