Post Go back to editing

How to enable to convert cvbs input to HDMI output with ADV7181D demo board.

Thread Summary

The user is trying to achieve CVBS input and HDMI output using the ADV7181D demo board, but the function is not working. The final answer confirms that the EVAL-ADV7181DEBZ does not support CVBS to HDMI conversion. For this functionality, the user is advised to consider the ADV7842 evaluation board (EVAL-ADV7842-7511) or the ADV7850 evaluation board (EVAL-ADV7850EBZ).
AI Generated Content

hi,

    One customer would like to use ADV7181D+AD9889(or ADV7513) to realize cvbs input and HDMI output, YPbPr input and HDMI output,

and before their design,they want to check the effect of ADV7181D demo board,i tested,the function of YPbPr input and HDMI output is ok,but the function of cvbs input and HDMI output is not ok.

    a)i used the script file which is ADV7181D_ADV7181D@_ADV7341-VER.1.0c and there is not this selection item of cvbs input and HDMI output,can you add this selection item in new script file.

    b)i tried to modified the script file ADV7181D_ADV7181D@_ADV7341-VER.1.0c to realize this function,modify ADV7181D output format and input control and AD9889 input format registers configuration,but it don't work.

  • That's correct. The released scripts for the EVAL-ADV7181DEBZ only have HDMI on the following scripts:

    * :525I YPrPb In 12Bit RGB DDR HS/VS HDMI:

    * :625I YPrPb In 12Bit RGB DDR HS/VS HDMI:

    * :525p/60Hz YPrPb In 12Bit 444 RGB HS/VS HDMI:

    * :720p/60Hz YPrPb In 12Bit 444 RGB HS/VS HDMI:

    * :1080i/60Hz YPrPb In 12Bit 444 RGB HS/VS HDMI:

    * :640x480 _@ 60  Autodetecting sync source  25.175MHz Out through HDMI:

    * :640x480 _@ 72 Autodetecting sync source  31.5MHz Out through HDMI:

    * :640x480 _@ 75  Autodetecting sync source  31.5MHz Out through HDMI:

    * :RGB 800x600 _@ 56 36MHz Out through HDMI:

    * :RGB 800x600 _@ 60 40.000MHz Out through HDMI:

    * :RGB 800x600 _@ 72 50.000MHz  Out through HDMI:

    * :RGB 800x600 _@ 75 49.500MHz  Out through HDMI:

    * :RGB  1024x768 _@ 60Hz 12-Bit DDR 65.000MHz Out through HDMI:

    * :RGB  1024x768 _@ 70Hz 12-bit DDR 75.000MHz Out through HDMI:

    -Matt

  •       The question is i want to realize the function of cvbs PAL input and HDMI output with the ADV7181D demo board.

    i tried to modify one of the items in the script file ADV7181D_ADV7181D@_ADV7341-VER.1.0c as following,but it don't realize,can you give a right register configuration for cvbs PAL input and HDMI output.

         

    42 00 0B ; CVBS input on AIN1

    42 03 00 ; 10 Bit Mode

    42 04 77 ; Enable SFL

    42 17 41 ; select SH1

    42 1D 47 ; Enable 28MHz Crystal

    42 31 02 ; Clears NEWAV_MODE, SAV/EAV  to suit ADV video encoders

    42 3A 17 ; Set Latch Clock & power down ADC 1 & ADC2 & ADC3

    42 3B 81 ; Enable internal Bias

    42 3D A2 ; MWE Enable Manual Window, Colour Kill Threshold to 2

    42 3E 6A ; BLM optimisation

    42 3F A0 ; BGB

    42 86 0B ; Enable stdi_line_count_mode

    42 F3 01 ; Enable Anti Alias Filter on ADC0

    42 F9 03 ; Set max v lock range

    42 0E 80 ; ADI Recommended Setting

    42 52 46 ; ADI Recommended Setting

    42 54 80 ; ADI Recommended Setting

    42 7F FF ; ADI Recommended Setting

    42 81 30 ; ADI Recommended Setting

    42 90 C9 ; ADI Recommended Setting

    42 91 40 ; ADI Recommended Setting

    42 92 3C ; ADI Recommended Setting

    42 93 CA ; ADI Recommended Setting

    42 94 D5 ; ADI Recommended Setting

    42 B1 FF ; ADI Recommended Setting

    42 B6 08 ; ADI Recommended Setting

    42 C0 9A ; ADI Recommended Setting

    42 CF 50 ; ADI Recommended Setting

    42 D0 4E ; ADI Recommended Setting

    42 D1 B9 ; ADI Recommended Setting

    42 D6 DD ; ADI Recommended Setting

    42 D7 E2 ; ADI Recommended Setting

    42 E5 51 ; ADI Recommended Setting

    42 F6 3B ; ADI Recommended Setting

    42 0E 00 ; ADI Recommended Setting

    7A 41 10 ; Power up

    7A 01 03 ; 20N bytes of CTS audio Clk

    7A 03 18 ; 20N bytes of CTS audio Clk

    7A 0A 64 ; Mclk setup,Refresh rate settings.

    7A 0C 0C ; I2S Setup, Format

    7A 15 06 ; 10-bit BT656 In

    7A 16 D0 ; 10-bit style1 rising edge

    7A 17 08 ; CSC coeffients +-2 (8192_8190)

    7A 44 F8 ; SPDIF enable

    7A 45 D0 ; Clear AV Mute

    7A 46 04 ; Aspect Ratio 16_9

    7A 50 60 ; Audio Channel Count

    7A 51 90 ; Speaker mapping

    7A 96 20 ; Interrupt action for VS

    7A 98 03 ; RSVD

    7A 9E 10 ; RSVD

    7A A0 00 ; RSVD

    7A AF 06 ; set HDMI Mode

    7A BA E0 ; Input Video clk(negedge)

    7A CB 01 ; RSVD

    74 F5 F5 ; Power down DAC (Bus expander address may vary by board)

    56 00 13 ; Power down Encoder


  • We don't support CVBS to HDMI on the EVAL-ADV7181DEBZ.

    If you are interested in CVBS to HDMI, we recommend you look at the ADV7842 evaluation board (EVAL-ADV7842-7511) or the ADV7850 evaluation board (EVAL-ADV7850EBZ).

    -Matt

Before You Switch


Switching languages will make ADI Explorer unavailable. Resume your session by switching back to English and reopening ADI Explorer.