Products Mentioned

ADV7403 Production
The ADV7403 is a high quality, single chip, multiformat video decoder and graphics digitizer. This multiformat decoder supports the conversion of PAL,...
Datasheet
ADV7403 on Analog.com

  • State Verified Answer
  • Replies 1 reply
  • Subscribers 81 subscribers
  • Views 359 views
  • Users 0 members are here
Options 

        

            Post
             Go back to editing
        

    

    


    

    









		


















	
	
			
	
			
		
	
	
		

		
STANAG Lock and Resolution detection issue with adv7403.



		

			

									
					    Gladson
					
							

			
				
									
											
			
			
				
    
			
			
			    	
			                    
                
				                on May 16, 2023 
				
			
			
		
    

				
		
    
		    		    
		    
		    		      		            		        
    Category: Software
    
    		        		            		    
    Product Number:  adv7403 
    
    		        		        		        
    Software Version: Petalinux
    
    		    		    	
			
    Hi,
    

    I have the following requirements for ADV7403:

    I/P Video - STANAG 3350 with Sync On Green as Input to the Chip.
    

    1)720x576i @ 50/25Hz(Class B)video resolution, Interlaced video input,RGB(STANAG Class B)
    2)720x480i @ 60/30Hz(Class C)video resolution, Interlaced video input,RGB(STANAG Class C)
    

    O/P Video - 16bit YCbCr 4:2:2 as output from the chip.
    

    Hardware Connections:
    We have custom hardware with ADV7403 chip whose input channel configuration for RGsB is given below
    

    Ain1 - G and SOG
    Ain2 - B
    Ain3 - R

    How do we configure interrupt?
    How do we detect the lock and unlock signal?
    How do we detect resolution for the connected source?

    Thanks and Regards,
    Gladson
    
									
			        
		
    

				
						
        

    
    Tags: 
                                            
                 Video Products
                
                                                    
                 software
                
                                                    
                 stanag_3350
                
                                                    
                 petalinux
                
                                                    
                 Video Decoders
                
                                        
                                            
                
                
                                
                    Show More
            
    
    
    

		
    
			
						
									
									
						
						
			
			
			
			
		
    

        
        

					
    
			
    


    
















    
	
    
	
    
					



			


				
	









	
      
	

    • 
	
      



	
			
		
	



      
	
      
		
      
							
					
      
		
      
			
													0
							
			
				
									
							        
			
			
			
      •  Analog Employees  
      •  Super User  
      
            
						
                            
            
            				
            
                on May 16, 2023 8:37 AM
            
            
					
      
	
      

		
		
      
					
      Hi,
      

         Please find the below comments,
      

       1. How do we configure interrupt ?
      

          Please make sure with following things for configuring the interrupt (INT1),
      

      IO Map 0x40 0xE1  ( Active until Cleared, Drive low when active)
        1) Unmask required bits.
        2) Clear the interrupt.
        3) Wait for interrupt to occur.
        4) Once interrupt occurs the STATUS bit will go high. The RAW bit will also go high while the event occurs. The Interrupt pin (INT1) will also become active.
        5) The interrupt should be then cleared.
      

      Also ensure that you have correctly configured the interrupt - Our interrupts are open drain by default which requires a pull up resistor external to the part. The interrupt can also be configured as "drives low when active" or "drives high when active".
      

      2. How do we detect the lock and unlock signal?
      

           By reading the below status register, We came to know whether input signal is in lock or un lock status.
      

       
      

           Also we can able to detect the locking status by using SDP/CP interrupt lock related registers.
      

       
      

      

      

      3. How do we detect resolution for the connected source?
      

           We can use STDI module for format/resolution information. For more details Please refer section Standard detection and identification.
      

      

      Thanks,
      

      Poornima
      

      
			
      

		
			
	      

		
		
	
      
	
      
		
      
			
		
      
	
      
	
      
		
						
						
						
						
				
				
		
		
      
			
		
      
	
      

      

      •