EVAL-ADV739XFEZ FPGA software

Hi,

Could you provide VHDL/verilog files for the Xilinx FPGA used in EVAL-ADV739XFEZ ?

It would be helpful to have a piece of code to quickly test the connectivity of an encoder connected to an FPGA, in order to generate sample patterns for example.

Regards

Philippe