Post Go back to editing

ADV7343 SD Mode 2-Master Operation

Hi,

New guy, first ever video project, so I'm ignorant.

I have an FPGA feeding standard definition RGB to the 7343.  I want to operate in SD Mode 2 with the 7343 as the master but it's unclear to me if the HSYNC signal is sent for every line or if it's just sent for every field.

Also, will I need to keep track of the horizontal and vertical blanking intervals within the FPGA or do I just transmit the whole field when I see the H and V Sync signals.

Note: My hardware is currently being fabricated so I have nothing to test yet.  Just want to make sure all my ducks are lined up for when the hareware appears.

Parents Reply Children
No Data