Post Go back to editing

AD8113 Reset and Update  Timing

Hi ,

I have a question with regards AD8113 Reset and update timing .

All 80 Bits First level Shift register set to H .

To continue the output in disabled state what is the min timing for /UPDATE  L ->  H to /RESET L-.> H  .

/UPDT______|~~~~~~~~~~~~~~~~~

/REST___________|~~~~~~~~~~~~

                      <---> ?ns(min)

Thanking you

With best regards and wishes

Parents Reply Children
No Data