Hey,
is it possible to mask the DCLK in the AD9920A frontend?
it would be very helpful to stop the generation of unnecessary data on the digital side while H-clocks are masked using HBLK, as our system has a very limited performance available.
Is there any way to achieve that?
Thanks!
Kai