Each time I write to the ADF4355 to change the divider values, there's a momentary clock interruption that causes my FPGA's PLLs to lose/reacquire lock. This happens even if I'm not changing values, but just rewriting register 0 with identical values. Is it possible to glitchlessly change frequency? If so, what is the preferred sequence of register writes? Thanks!