I am working on AD9680 ADC, which is using JESD204B subclass 1 for data transfer. We made custom board which has AD9860 ADC and HMC7044 for clocking. In our setup receiver is Xilinx FPGA Board(zynq ultrascale+).
I have few queries for length matching requirements of ADCLK and SYSREF of devices.
1. is ADCCLK and SYSREF from HMC7044 to ADC9680 should be length matched?
2.is FPGA CORECLK and SYSREF from HMC7044 Should be length matched?
3. is All the clocks (ADCCLK, ADC-SYSREF, FPGA CORECLK and FPGA-SYSREF) from HMC7044 should be length matched?
We have 4 ADC (AD9680) chips on our board. Is it required for length matching of all Clocks and SYSREF for synchronization?
Thanks & Regards