The datasheet states sample rates between 300 ksps and 1200 ksps are possible. Presumably this requires a clock input at 48 X the sample rate and the PLL bypassed?. The internal PLL can only be used for sample rates of 115200 / N / 48 ksps ? All frequency responses scale with sample frequency? Is operation below 300 ksps possible ?