AnsweredAssumed Answered

AD2S1205

Question asked by hpkamen on Mar 22, 2017
Latest reply on Mar 23, 2017 by jcolao

Dear Sir/Madam,

 

I use FPGA drive ad2s1205  for testing fault detection delay time. When EXC, SIN, COS ar NC,  the fault detection delay maximum value is not 125us, but 800us; if the EXC SIN connect  resolver signal, COS NC, the fault detection delay maximum value is about 24ms.
I wonder what the main reason for this phenomenon, and how to judge whether the the Rotary transformer has broken?

Outcomes