Sorry, what latch and what SRAM in particular are you referring to?
As long as the timing and protocol (bus width, address width etc) of the SRAM you are interfacing is compatible with what's documented in the ADuC7026 datasheet then you will be ok.
I do not have a list of compatible memory devices.
Page 4 of rev B lists the part numbers:
Retrieving data ...