Could you let me know the 100ms start count conditions (From Hot swap Enable)? Or you can draw on Figure 56. Thanks!
The 100ms starts as gate voltage of FET falls below drain voltage +4V. After 100ms if the gate voltage is still below threshold, PWRGD will be pulled low.
Retrieving data ...