AnsweredAssumed Answered

AD9234 - Problem with decoded JESD signals

Question asked by Staufenbiel on Feb 21, 2017
Latest reply on Feb 23, 2017 by CsomI

Hi everyone,

 

I'm working with a board which was designed in our company. It contains a Xilinx Kintex-7 FPGA and an AD9234 ADC. It got this combination working so far that I am able to see some kind of digitized signal at the output. What I did was to use the Xilinx JESD204B IP Core running into the AD9234 AXI IP Core of Analog Devices to split the data of both channels (like it is done in the DAQ2 Reference Design). I'm observing one of the 64 bit outputs of this core with an ILA. The result is shwon in the picture below.

 

 

As you can see I'm splitting up the 64-bit output of into the four samples (Bits: 0..15, 16..31, 32..47, 48..63). Except of the fourth sample all others are having some kind spikes which are not in the actual signal. I already tried many different settings and setups but I'm not getting behind the reason of this behaviour. Maybe someone of you had similiar problems and knows from where they are coming.

 

Thank you all in advance!!!

Outcomes