AnsweredAssumed Answered

ADSP-BF700 power sequence

Question asked by takashima.i54 on Jan 25, 2017
Latest reply on Feb 3, 2017 by Jithul_Janardhanan

Our customer make first their evaluation board (ES1 board), and they started evaluation their ES1 board.

Currently, they validate power up/down sequence, unfortunately VDD_INT and VDD_EXT power up/down sequence are not same time as below.

In case of power up sequence, VDD_INT is power up before VDD_EXT.

In case of power down sequence, VDD_EXT power down before VDD_INT.

 

They find out the following description related power up/down sequence in the power management section. 

Therefore, they believe that above power sequence not cause any problem

There are no sequencing requirements for the various power domains, but all
domains must be powered according to the appropriate Specifications
table for processor operating conditions; even if the
feature/peripheral is not used.

 

Are they correct?

 

 

If BF700 has some specification about power up/down sequence like as below, you please let us that.

- Analog Devices recommended power on/off sequence

- A time from VDD_INT power up to VDD_EXT power up

- A time from VDD_INT power down to VDD_EXT power down

- etc

 

Best regards,

Takashima

Outcomes