AnsweredAssumed Answered

ADV7619- Offset between Output Data and DE on higher order bus(even pixels) on x2 mode

Question asked by gb_video on Oct 13, 2016
Latest reply on Oct 17, 2016 by JeyasudhaMuthuPerumal

As shown in the picture, Even pixel bus ( data output pines 24 to 47), in x2 output mode the data is delayed by one clock cycle. Please let me know if there is any settings, which can help to resolve this issue. by input format is 3840x1080 pixels. 

 

the output mode is x2,24bit 444, interleaved, output format setting 0x54

 

 

Thanks

Outcomes