We have a requirement to do multiple SPI read/write within user controlled CS#.
How should SPI BSP be configured for this?
1. Assert CS#
2. One byte command write (2, 3, 4 are three separate master transfers)
3. Three byte address write
4. 256 byte data read
5. De-assert CS#