How do I chip select multiple AD5791 DACs on a single SPI bus?
Apologies for the delay.
You are correct! The AD5791 works with the SPI communication protocol and the /SYNC will serve as the chip select pin of the part when there are multiple AD5791 on the SPI bus. The /SYNC is the frame synchronization signal for the input data. When /SYNC is low, it enables the input shift register, and data is then transferred in on the falling edges of the following clocks. The input shift register is updated on the rising edge of /SYNC.
This part is featured in AoE third edition, but is shown with a chip select. I assume that this is actually SYNC/ with LDAC/ held low
Retrieving data ...