AnsweredAssumed Answered

burst in beginning of tdd frame

Question asked by jyripoldre on Sep 14, 2016

In tdd and Independent FDD there is ~2us burst in both channels before user data begins. It is present even if inputs are grounded with sma plug. FDD mode is clean. It does occur when changing to Rx state.  Included timing diagram shows these bursts in TDD mode when ENSM moves from Alert to Rx. This cause AGC to react and also confuses modem core. Is it known issue?  AGC can be masked with attack delay counter and this data masked before core entry.