My customer has designed MUXOUT pin of PLL IC in digital lock detection mode, as shown below because of the difference in power level.
She was asked to comment of ADI on the design.
She has a problem that the muxout output is rarely high on unlock status of PLL.
Is there any problem as the above design ? If so, please explain why.