AnsweredAssumed Answered

I need to implement a processing block inside FPGA which cancels AD9361 LO leakage. The transceiver is interfaced to FPGA. How it can be done inside FPGA?

Question asked by kumargaurav on May 26, 2016
Latest reply on May 31, 2016 by larsc

I want to implement a logic in FPGA which enables me to cancel transceiver LO leakage.