I have a AD9613-170 ADC and I want to interface it with a spartan 6 FPGA with parallel interleaved mode.
I am not very much familiar with HDL code. Can you provide a HDL file for interfacing with ADC to FPGA in interleaved mode??
please provide HDL file or available IP-Core for interfacing and for Serial port interface (SPI) ...