Im trying to design a power solution for my FPGA using ADP5054. Ive attached the schematic.
Now channel 3 and 4 outputs are as expected but Channel 1&2 designed for parallel mode doesnt give me the desired 1V output instead gives only 5V.
Any mistakes in my design??Please reply