Are there any design considerations about the sequence of DVDD and AVDD? In our design, the sequence is DVDD -> CLOCK -> AVDD, PDWN=0. However, AD9628 does't work. It seems that internal station is error. When I set PDWN=1 and then release it to "0", AD9628 Works Normally. Why?