AnsweredAssumed Answered

(ADV7480)Starting time.

Question asked by donadona999s on Nov 24, 2015
Latest reply on Dec 17, 2015 by donadona999s

Hi !

 

I have some question about ADV7480's starting time.

I want to calculate the starting time to output the video images.

 

1)

For example I am going to use the EVAL board script.

And this script has 60 words .

So I think the time to write the register using I2C is

Time = 1 / 400kHz * 30CLK(with margin) * 60 word + 10msec(delay time + margin)

         =14.5msec

Is this correct?

 

2)

And after I powered up the device, I have to use 14.5msec to write the register.

After writing the register , does the device output the image immediately?

Or must I wait few seconds ?

 

##01 HDMI Input scripts##

; Supported Formats For Script Below - 720x480p60, 720(1440)x480i60, 720x576p50, 720(1440)x576i50, 640x480(VGA)@60, 800x480(WVGA)@60

:01-01 HDMI to MIPI TxA CSI 1-Lane - YUV422 8-Bit, Up to 600Mbps:

E0 FF FF ; SW reset

delay 5

E0 01 76 ; ADI Required Write

E0 05 4A ; Setting Vid_Std to 720x480p60

E0 F2 01 ; Enable I2C Read Auto-Increment

E0 F3 4C ; DPLL Map Address Set to 0x4C

E0 F4 44 ; CP Map Address Set to 0x44

E0 F5 68 ; HDMI RX Map Address Set to 0x68

E0 F6 6C ; EDID Map Address Set to 0x6C

E0 F7 64 ; HDMI RX Repeater Map Address Set to 0x64

E0 F8 62 ; HDMI RX Infoframe Map Address Set to 0x62

E0 F9 F0 ; CBUS Map Address Set to 0xF0

E0 FA 82 ; CEC Map Address Set to 0x82

E0 FB F2 ; SDP Main Map Address Set to 0xF2

E0 FC 90 ; CSI-TXB Map Address Set to 0x90

E0 FD 94 ; CSI-TXA Map Address Set to 0x94

E0 00 40 ; Disable chip powerdown & Enable HDMI Rx block

64 40 83 ; Enable HDCP 1.1 

68 00 08 ; Foreground Channel = A

68 98 FF ; ADI Required Write

68 99 A3 ; ADI Required Write

68 9A 00 ; ADI Required Write

68 9B 0A ; ADI Required Write

68 9D 40 ; ADI Required Write

68 CB 09 ; ADI Required Write

68 3D 10 ; ADI Required Write

68 3E E9 ; ADI Required Write

68 3F 46 ; ADI Required Write

68 4E FE ; ADI Required Write

68 4F 18 ; ADI Required Write

68 57 A3 ; ADI Required Write

68 58 04 ; ADI Required Write

68 85 10 ; ADI Required Write

68 83 00 ; Enable All Terminations

68 A3 01 ; ADI Required Write

68 BE 00 ; ADI Required Write

68 6C 01 ; HPA Manual Enable

68 F8 01 ; HPA Asserted

68 0F 00 ; Audio Mute Speed Set to Fastest (Smallest Step Size)

E0 04 00 ; YCrCb output

E0 12 F2 ; CSC Depends on ip Packets - SDR422 set

E0 17 80 ; Luma & Chroma Values Can Reach 254d

E0 03 86 ; CP-Insert_AV_Code

44 7C 00 ; ADI Required Write

E0 0C E0 ; Enable LLC_DLL & Double LLC Timing

E0 0E DD ; LLC/PIX/SPI PINS TRISTATED AUD Outputs Enabled

E0 10 A0 ; Enable 4-lane CSI Tx & Pixel Port

94 00 81 ; Enable 1-lane MIPI

94 00 A1 ; Set Auto DPHY Timing

94 DB 10 ; ADI Required Write

94 D6 07 ; ADI Required Write

94 C4 0A ; ADI Required Write

94 71 33 ; ADI Required Write

94 72 11 ; ADI Required Write

94 F0 00 ; i2c_dphy_pwdn - 1'b0

94 31 82 ; ADI Required Write

94 1E 40 ; ADI Required Write

94 DA 01 ; i2c_mipi_pll_en - 1'b1

delay 2

94 00 21 ; Power-up CSI-TX

delay 1

94 C1 2B ; ADI Required Write

delay 1

94 31 80 ; ADI Required Write

End

 

Best regards.

Kawa

Outcomes