Hsync and Vsync from CP core can be adjusted by START_HS/END_HS and START_HS/END_VS.
However I can't find out registers to adjust Hsync and Vsync from SDP core. Can H/Vsync from SDP not be adjusted?
Have you experimented with the following registers?
Retrieving data ...