AnsweredAssumed Answered

FMCOMMS2 HDL Reference Design workflow?

Question asked by berker on Sep 15, 2015
Latest reply on Sep 15, 2015 by berker

9361 Core talks with MB's AXI data bus

There are 2TX ch. so 2 I and 2 Q

IQ datas are 16 bits length

Outcomes