If I program Ch 1 from zero to full scale, will I expect Ch 2 to be disturbed?
Yes, this glitch is due to the internal layout.
Typical performance is provided in the datasheet spec and/or in the typical performance characteristic figures.
The external capacitance connected to the pin increase the final value.
Retrieving data ...