AnsweredAssumed Answered

Problem with the Tutorial "ADI Reference Designs HDL User Guide"

Question asked by hoenir on Jun 16, 2015
Latest reply on Jun 16, 2015 by MiTfreak


Hello,

 

I'm following the tutorial on http://wiki.analog.com/resources/fpga/docs/hdl to do building a project on the Xilinx evaluation board ZC706 with Vivado 2014.2. But when I lunch the following tcl command :

 

 

     "Let's open the GUI again and at the TCL console change the directory to where the project is.

      cd c:/github/hdl/projects/fmcomms1/zc706

      You should see a tcl script system_project.tcl in this directory. We just need to run that script.

      source ./system_project.tcl "

 

Vivado returns me back the error below :

 

ERROR: [Common 17-39] 'create_bd_cell' failed due to earlier errors.

 

    while executing

"create_bd_cell -type ip -vlnv analog.com:user:axi_clkgen:1.0 axi_hdmi_clkgen"

    invoked from within

"set axi_hdmi_clkgen [create_bd_cell -type ip -vlnv analog.com:user:axi_clkgen:1.0 axi_hdmi_clkgen]"

    (file "../../../projects/common/zc706/zc706_system_bd.tcl" line 57)

 

    while executing

"source $ad_hdl_dir/projects/common/zc706/zc706_system_bd.tcl"

    (file "system_bd.tcl" line 2)

 

    while executing

"source system_bd.tcl"

    (procedure "adi_project_create" line 107)

    invoked from within

"adi_project_create fmcomms1_zc706"

    (file "./system_project.tcl" line 5)

 

 

I think there is a problem in the tcl script (project\common\zc706\zc706_system_bd.tcl) on the line 57 and Vivado can’t download the analog devices IP.

 

Can you help me on this point. ?

Thank you

 

Pierre

Outcomes