We are attempting to use the following circuit to produce a single ended voltage ramp on the output:
The circuit is based on the circuit used in the AD9716 . The configure set as
the output generator a sin function by xilinx fpga,and the simulation is correct.
The AD9102 is generating signal as follow:
Any suggestions on what might be happening?