AnsweredAssumed Answered

ADV7842 does not work properly in graphics mode

Question asked by MartinGo on Apr 13, 2015
Latest reply on Apr 23, 2015 by GuenterL

Hi,

 

     We have a ADV7842 design together with a Xilinx kit board ML605.ADV7842 samples the VGA out from PC.On the back-end,FPGA does nothing but to tansfer the output data by ADV7842 from 24-bit SDR 4:4:4 mode 0 to 12-bit DDR mode.Then the DDR data is sended to a DVI PHY CH7301C and displayed.

 

     Here's our setting:

     VGA out from PC was running at 1920x1080p@60 32-bit true color;

     ADV7842 was initialized according to "ADV7842-VER.5.9c.txt" which we ignored some settings about ADV7511:

     :5-8c 1920x1080@60 RGB in_ 444 24bit H_V_DE DVI:

     40 F1 90 ; SDP map

     40 F2 94 ; SDPIO map

     40 F3 84 ; AVLINK

     40 F4 80 ; CEC

     40 F5 7C ; INFOFRAME

     40 F8 4C ; AFE

     40 F9 64 ; KSV

     40 FA 6C ; EDID

     40 FB 68 ; HDMI

     40 FD 44 ; CP

     40 FE 48 ; VDP

     40 00 07 ; autographics

     40 01 82 ; Prim_Mode to graphics input

     40 02 F6 ; Auto input color space, Limited Range RGB Output

     40 03 40 ; 24 bit SDR 444

     40 05 28 ; Disable AV Codes

     40 0C 40 ; Power up Part

     40 15 B0 ; Disable Tristate of Pins except for Audio pins

     40 16 C8 ; manual PLL setting

     40 17 98 ; manual PLL setting

     40 19 80 ; enable LLC DLL

     40 33 40 ; select DLL for LLC clock

     44 73 EA ; Set manual gain of 0x2A8

     44 74 8A ; Set manual gain of 0x2A8

     44 75 A2 ; Set manual gain of 0x2A8

     44 76 A8 ; Set manual gain of 0x2A8

     44 7C C0 ; START HS (part)

     44 7E 00 ; START HS

     44 7C C3 ; END HS (part)

     44 7D FF ; END HS

     44 85 0B ; Disable Autodetectmode for Sync_Source for CH1. Force CH1 to use HS&VS

     44 8B 4F ; DE H END (part)

     44 8C ED ; DE H END

     44 8B 4F ; DE H START (part)

     44 8D 20 ; DE H START

     44 8F 41 ; FR_LL (part)

     44 90 A8 ; FR_LL

     44 91 00 ; Set to progressive mode

     44 AB 46 ; LCOUNT for STDI CH1

     44 AC 50 ; LCOUNT for STDI CH1 (part)

     44 A5 46 ; NOM START VBI

     44 A6 20 ; NOM START VBI (part) NOM END VBI (part)

     44 A7 2A ; NOM END VBI

     44 BE 02 ; HCOUNT ALIGN ADJ

     44 BF 32 ; HCOUNT ALIGN ADJ

     44 C3 39 ; ADI recommended write

     4C 0C 1F ; ADI recommended write

     4C 12 63 ; ADI recommended write

     4C 00 80 ; ADC power Up

     4C 02 00 ; Ain_Sel to 000. (Ain 1,2,3)

     4C C8 33 ; DLL Phase, 110011b

     End

     DVI PHY CH7301C was also configured to 1920x1080p.

 

     After the initialization, ADV7842 was running at free run mode,and was outputting the default blue color as we could see from the displayer.Several other settings and resolutions(640x480@60,1024x768@60,1600x1200@60) were configured,and the phenomenon did'n changed.We tried to relax the free run threshold in CH1_F_RUN_THR[2:0] and CH1_FL_FR_THRESHOLD[2:0].It didn't work out neither.

 

     But when ADV7842 was initialized to 1600x1200@60 RGB in 444 24bit mode,and PC was running at 1920x1080p@60 32-bit true color in the meantime,we could see our PC's desktop in a distorted way finally.The settings of ADV7842 is as follows:

 

     40 F1 90 ; SDP map

     40 F2 94 ; SDPIO map

     40 F3 84 ; AVLINK

     40 F4 80 ; CEC

     40 F5 7C ; INFOFRAME

     40 F8 4C ; AFE

     40 F9 64 ; KSV

     40 FA 6C ; EDID

     40 FB 68 ; HDMI

     40 FD 44 ; CP

     40 FE 48 ; VDP

     40 00 16 ; VID_STD=010110b for UXGA60

     40 01 82 ; Prim_Mode to graphics input

     40 02 F6 ; Auto input color space, Limited Range RGB Output

     40 03 42 ; 24 bit SDR 444               ///////////////should be 0x40

     40 05 28 ; Disable AV Codes

     40 0C 40 ; Power up Part

     40 14 3F ; Max Drive Strength

     40 15 B0 ; Disable Tristate of Pins except for Audio pins

     40 19 81 ; LLC DLL Phase

     40 33 40 ; LLC DLL Enable

     4C 05 0F ; AA Filters Enable

     4C 06 20 ; AA Filters BW 146MHz

     4C 07 FF ; AA Filters BW 146MHz

     44 73 EA ; Set manual gain of 0x2A8

     44 74 8A ; Set manual gain of 0x2A8

     44 75 A2 ; Set manual gain of 0x2A8

     44 76 A8 ; Set manual gain of 0x2A8

     44 85 0B ; Disable Autodetectmode for Sync_Source for CH1. Force CH1 to use HS&VS

     44 C3 39 ; ADI recommended write

     4C 0C 1F ; ADI recommended write

     4C 12 63 ; ADI recommended write

     4C 00 80 ; ADC power Up

     4C 02 00 ; Ain_Sel to 000. (Ain 1,2,3)

     4C C8 35 ; Good DLL phase for evaluation board

 

     Here's some results:

     IMG-20150410-00462.jpg

 

     When PC was outputting a single color such as red:

 

     IMG-20150413-00465.jpg

 

     following picture was what we saw at the back-end displayer.

 

     IMG-20150413-00464.jpg

 

     Any thoughts,everyone?

 

Regards,

Martin

Outcomes