AnsweredAssumed Answered

AD9625 ADC Linearization

Question asked by deisemann@powerfulsecurity.com on Apr 9, 2015
Latest reply on Apr 10, 2015 by IanB

We are currently testing the AD9625.  The SFDR is ~77 dBc.  Do you know of a linearization algorithm that can be implemented in a FPGA to improve the SFDR?

Outcomes