Hi, I am designing a DDS based design with LVDS input. I want to use my FPGA's IO (A3P250) to receive LVDS signal. It draws only no more than 2 mA in worst case. Can I use the internal LDO from AD5932?
In my scenario, I will not draw any current from MSBOUT, and the MCLK will be 48 MHz.