We have implemented a design using an FPGA to drive an ADV7125 digital IO to
generate VGA signaling. We followed the design in CN0282 and now have color
"bleeding". We have investigated the inputs and outputs, adjusted rset, and
have yet to see this resolved. We are in desperate need of assistance.