We use AD9269 on our project.
For ADC CLK jitter, we just see the curve at Figure 55 in data-sheet P.24. as below,
and does not see any specification about it.
We plan use 13MHz or 52MHz CLK source input to AD9269 (CLK spec. as below).
Can it meet AD9269 input clock requirement?