Is the DAQ2 (AD9680/AD9144) evaluation board HDL design now frozen (specifically for the ZC706)?
What is there plans to upgrade the design to a newer Vivado release - if any?
Our new release will come out shortly, the hdl branch will be hdl_2014_r2.
Moved from the Date Converter community to the FPGA community.
Retrieving data ...