A. Does the axi_jesd_gt.v provide data alignment (channel/lane alignment)?
B. Is this the way to pull out the eye-scan data and other debug information?
C. Has the JESD204B Xilinx core changed from Vivado 2013.4 (ther release you recommend) to 2014.3.1 that will provide design challenges – anything you know of?