AnsweredAssumed Answered

AD9361 Initialisation/calibration problem

Question asked by andrew.dickson on Oct 28, 2014
Latest reply on Oct 28, 2014 by andrew.dickson

Hi,

 

I am using the FMCOMMS3 evaluation and No-OS driver code (not using CONSOLE_COMMANDS).

 

I am trying to lower the Data Clock to the FPGA to 20MHZ (10MHz sample rate). So far I can only get the application to work at Data Clock Rate of 40MHz successfully using the No-OS driver code. The clock does change as requested, but is seems like the calibration is failing and the driver is unable to progress onto BIST functions and final post setup.

 

To briefly summarize:

 

This works:

 

{960000000, 240000000, 80000000, 40000000, 20000000, 20000000},//uint32_t    rx_path_clock_frequencies[6] *** adi,rx-path-clock-frequencies

{960000000, 240000000, 80000000, 40000000, 20000000, 20000000},//uint32_t    tx_path_clock_frequencies[6] *** adi,tx-path-clock-frequencies

 

This doesn't work:

 

{960000000, 120000000, 40000000, 20000000, 10000000, 10000000},//uint32_t    rx_path_clock_frequencies[6] *** adi,rx-path-clock-frequencies

{960000000, 120000000, 40000000, 20000000, 10000000, 10000000},//uint32_t    tx_path_clock_frequencies[6] *** adi,tx-path-clock-frequencies

 

And when it doesn't work then this is the debug output:

 

......

invrc_tconst_1e6 964808, sqrt_inv_rc_tconst_1e3 982

scaled_adc_clk_1e6 187500, inv_scaled_adc_clk_1e3 5333

tmp_1e3 1007, sqrt_term_1e3 433, min_sqrt_term_1e3 866

ad9361_bb_dc_offset_calib

ad9361_run_calibration: CAL Mask 0x1

ad9361_rfpll_recalc_rate: Parent Rate 40000000 Hz

ad9361_rf_dc_offset_calib : rx_freq 418275000

ad9361_run_calibration: CAL Mask 0x2

Calibration TIMEOUT (0x16, 0x2)

ad9361_init : AD9361 initialization error

ad9361_load_fir_filter_coef: TAPS 128, gain -6, dest 3

ad9361_load_fir_filter_coef: TAPS 128, gain 0, dest 131

......

 

I have tried plenty of other combinations for both RX and TX (keeping both TX/RX the same):

 

983040000, 245760000, 122880000, 61440000, 30720000, 30720000, WORKS

960000000, 240000000, 120000000, 60000000, 30000000, 30000000, WORKS

960000000, 240000000, 80000000, 40000000, 20000000, 20000000, WORKS

960000000, 120000000, 40000000, 20000000, 10000000, 10000000 DOESN'T WORK

1280000000, 80000000, 40000000, 20000000, 20000000, 20000000 WORKS (with 'spur' issues on the RF)

1280000000, 80000000, 40000000, 20000000, 10000000, 10000000 DOESN'T WORK

 

Please advise and let me know if you need any further information

 

Andy

Outcomes