AnsweredAssumed Answered

AD7960 misbehaves

Question asked by udifuchs on Aug 14, 2014
Latest reply on Sep 17, 2015 by maithil

I am trying to control the AD7960 evaluation board using an FPGA. The output data seems wrong as can be seen in this screenshot (CH1 is CNV+, CH2 is D+, CH3 is DCO+):

IMG_20140814_181529.jpg

The lower bits are noisy, but this is not my main concern at the moment. What is strange is that the 2 bits marked by the cursors (bits 13 and 4, if you count from 17 down to 0) are always 0. Also, applying 0V on the analog input results with a negative digital output. The change in sign is around 0.7V. In the screenshot the input voltage is about 1.5V.

 

Here is my setup:

The evaluation board is powered with 12V.

All jumpers are at their default position.

Enable bits are EN2=0, EN1=0, EN0=1.

I'm not sure if REFIN is 0v or 2.048V. This is not clear in the evaluation board documentation.

The clock rate is 3MHz. This is to insure low noise. It is also harder to see higher frequencies on the scope.

The signals in the scope seem to have an amplitude of only 300mV. If I disconnect them from the FPGA, the amplitude is 1.8V.

The signals are connected to LVDS pins in the FPGA.

 

Any hints on what is going on would be welcome.

Outcomes