Hi all. I need to create and mains frequency phase locked loop. Sounds weird but I want to generate 50hz clean signal from a 50hz unclean signal. Are there any pll solutions that operate down this low? P.s I do not know a lot about pll designs so if this is not possible then I will move to plan C. Comments welcome.