I would want to know if generators DDS as the AD9851 can be configurable to produce a signal at the precise moment with a number of fixed period.
Yes. For AD9851, you can issue frequency update (FQ_UD) to transfer data from buffer register to active register. Looking at the timing characteristics, the latency defines how many clock cycles before frequency or phase output changes. So, a sinusoidal signal is expected at the output after 18 SYSCLK cycles. So if you have a SYCLK of 180MHz, period would be 5.56ns, you can then compute the number of periods to produce a signal.
Hope this helps,
Thank you for your answare,
I think,that i found a solution for my problem with AD9106 component and not AD9851. I can choose a pattern signal and the signal start with a trigger.
Retrieving data ...